Machine-translated by Google. Questions are authored in English.
Top

Logic Gates Questions and Answers

Answer: B

Correct answer: OR gate immediately followed by an inverter

NOR means NOT-OR: \( (A+B)' \). Inverting the output of an OR gate produces exactly that expression.

Please log in or register to report this question.

82.

A logic probe is placed on the output of a gate and the display indicator is dim. A pulser is used on each of the input terminals, but the output indication does not change. What is wrong?

Answer: B

Correct answer: The output of the gate appears to be open.

A logic probe shows a dim indication when the node is neither HIGH nor LOW but floating, and a floating node does not respond to pulses on the inputs because it is not connected to the gate's output at all. A bad ground would affect the probe's reading everywhere, not just here, and a tristate output would be driven when enabled.

Please log in or register to report this question.

84.

Which of the following gates has the exact inverse output of the OR gate for all possible input combinations?

Answer: A

Correct answer: NOR

NOR is the complement of OR by definition, so its output is the exact inverse of the OR output for every input combination. NAND inverts AND, not OR, and a NOT gate takes only one input.

Please log in or register to report this question.

Answer: B

Correct answer: 7400 has four two-input NAND gates; 7411 has three three-input AND gates

The 7400 is the quad two-input NAND that gives the whole family its number, and the 7411 is a triple three-input AND. Both fit a 14-pin package: four gates of two inputs need twelve pins, and three gates of three inputs need twelve as well.

Please log in or register to report this question.

86.

Write the Boolean expression for an inverter logic gate with input C and output Y.

Answer: B

Correct answer: \( Y = \overline{C} \)

An inverter produces the complement of its input, which is written with an overbar.

Please log in or register to report this question.

88.

A clock signal with a period of 1 µs is applied to the input of an enable gate. The output must contain six pulses. How long must the enable pulse be active?

Answer: C

Correct answer: Enable must be active for 6 µs.

Each clock period delivers one pulse, so six pulses take six periods:

\[ 6\times 1\ \mu\text{s} = 6\ \mu\text{s} \]

Please log in or register to report this question.

89.

The AND function can be used to ________ and the OR function can be used to ________ .

Answer: C

Correct answer: enable or disable, enable or disable

Both gates can do either, depending on the level held on the control input. Holding one AND input HIGH passes the signal and holding it LOW blocks it at 0; holding one OR input LOW passes the signal and holding it HIGH blocks it at 1.

Please log in or register to report this question.

90.

One advantage TTL has over CMOS is that TTL is ________.

Answer: B

Correct answer: not sensitive to electrostatic discharge

CMOS inputs are insulated gates that a static discharge can puncture, so the devices need careful handling; TTL inputs are transistor junctions and are far more robust. On the other three counts CMOS now matches or beats TTL.

Please log in or register to report this question.

Loading…
Tags: Logic Gates Questions and Answers || Logic Gates MCQ Questions and Answers || Logic Gates GK Questions and Answers || Logic Gates GK MCQ Questions || Logic Gates Multiple Choice Questions and Answers || Logic Gates GK || GK on Logic Gates || Computer Awareness Questions and Answers || Computer Awareness MCQ Questions and Answers || Computer Awareness GK Questions and Answers || GK on Computer Awareness