Discussion
On power up, the 8051 uses following locations in the RAM for registers Ro - RI and bit addressable memory :
Answer: C
The locations are 00 - 07 and 20 - 2F.
On reset the 8051 selects register bank 0, so R0-R7 (printed Ro - RI) occupy internal RAM addresses 00H to 07H. Banks 1 to 3 follow up to 1FH. The bit-addressable area is the 16 bytes from 20H to 2FH, giving 128 individually addressable bits, and the general-purpose scratch area runs from 30H to 7FH.
00-7F is the whole lower internal RAM and 80-FF holds the special function registers. 30-7F is the scratch area, not the register bank.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development