Discussion
In a JK flip-flop, what happens when both J and K are HIGH at the clock edge ?
Answer: B
Correct answer: The output toggles
With J = K = 1 the JK flip-flop toggles, changing state on every clock edge. This is the case the SR flip-flop leaves undefined, and removing that forbidden state is the reason the JK design exists.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development