Discussion
A major advantage of ECL logic over TTL and CMOS is ________.
Answer: B
Correct answer: AND gate
The rules describe an output that is HIGH only when both inputs are HIGH and LOW in every other case, which is the AND function. An OR gate would be HIGH whenever either input was HIGH.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development