Machine-translated by Google. Questions are authored in English.
Top

Discussion

A 4-bit ring counter is loaded with 1000 data and 100 kHz clock input. The output at \(Q_0\) would be :

  • A.50 kHz with 50% duty cycle
  • B.25 kHz with 25% duty cycle
  • C.50 kHz with 25% duty cycle
  • D.25 kHz with 50% duty cycle

Answer: B

The output at \(Q_0\) is 25 kHz with 25% duty cycle.

A 4-bit ring counter loaded with 1000 circulates the single 1 through its four stages, so each output is high for one clock period out of every four. The output frequency and duty cycle are

\[ \begin{aligned} f &= \frac{100\ \text{kHz}}{4} = 25\ \text{kHz} \\ D &= \frac{1}{4} = 25\% \end{aligned} \]

50 kHz would come from dividing by 2, as a single toggle flip-flop does, and a 50% duty cycle would need the output high for two of the four clock periods, as in a Johnson counter.

No comment is present. Be the first to comment.
Loading…

Post your comment

Please log in or register to post a comment.