Discussion
A four-bit ripple counter consists of flip-flops that each have a propagation delay from clock to Q output of 12 ns. For the counter of recycle from 1111 to 0000; it will take a total delay of :
Answer: D
The total delay is 48 ns.
In a ripple (asynchronous) counter, each flip-flop is clocked by the output of the one before it. Going from 1111 to 0000, every bit toggles, and each toggle waits for the previous one, so the delays add:
\[ t = 4 \times 12\ \text{ns} = 48\ \text{ns} \]
12 ns would be the delay of a synchronous counter, where all flip-flops are clocked together. 24 and 36 ns count only two or three of the four stages.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development