Discussion
Propagation delay of logic families in descending order can be listed as :
Answer: C
In descending order of propagation delay the families are CMOS, TTL, ECL.
Standard CMOS (the 4000 series) is the slowest of the three, with delays of tens of nanoseconds, because its high-impedance transistors charge load capacitance slowly. Standard TTL is faster, about 10 ns per gate. ECL is the fastest, around 1 ns or less, because its transistors never saturate and so do not have to clear stored charge before switching.
The options beginning with ECL list the fastest family first, which is ascending order, and the option starting with TTL puts ECL in the middle.
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development