Discussion
Assertion: clock gating removes the leakage of a block. Reason: no transitions occur in a gated block.
Answer: D
Gating the clock stops the switching and therefore the dynamic power, exactly as the reason says, but the transistors are still powered and still leak. Removing the leakage needs the supply to be cut, which is power gating.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development