Discussion
Why must a sample-and-hold circuit's droop be kept small?
Answer: C
Droop means the held value is not quite the sampled value by the time it is used, which appears as an amplitude error and hence distortion. It does not change the sampling rate, cannot cause aliasing, which is settled before the sampler, and would reduce rather than increase the level presented to a quantiser. Any circuit asked to remember a value has to be specified for how well it remembers it, and here that specification is volts per second. Working one numerical case through both schemes side by side fixes the distinction better than any rule of thumb.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development