Discussion
A task and an interrupt handler share a 32-bit counter on an 8-bit core. Reading it in the task requires
Answer: C
Four separate byte reads can be interrupted between any two of them, and the handler may increment the counter across a carry, so the value assembled is one that never existed. On a 32-bit core an aligned word read would be atomic and no protection would be needed.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development