Discussion
The timer 0 of 8051 with 1 MHz clock can generate maximum delay of .................. with resolution ................ .
Answer: A
The maximum delay is about 64 ms, with a resolution of 1 μs.
Taking the 1 MHz clock as the rate at which timer 0 counts, each count lasts 1 μs, which is the resolution. In mode 1, timer 0 is a 16-bit counter, so the longest delay before overflow is:
\[ \begin{aligned} 2^{16} \times 1\ \mu\text{s} &= 65536\ \mu\text{s} \\ &\approx 65.5\ \text{ms} \approx 64\ \text{ms} \end{aligned} \]
The key rounds 65.536 ms to 64 ms (64 K counts). 256 ms would need a 4 μs count, and 64 μs with 1 ms or 32 μs with 100 ms put the delay below the resolution, which is impossible.
No comment is present. Be the first to comment.
Loading…
Post your comment
Please log in or register to post a comment.
Examination Categories
- SSC Exams
- Banking Exams
- Teaching Exams
- Civil Services Exams
- Railways Exams
- Engineering Recruitment Exams
- Defence Exams
- State Government Exams
- Police Exams
- Insurance Exams
- Nursing Exams
- Other Government Exams
- NRA CET
- PG Entrance Exams
- Campus Placement
- MBA Entrance Exams
- CUET and UG Entrance
- Judiciary Exams
- Regulatory Body Exams
- Software Development