Machine-translated by Google. Questions are authored in English.
Top

Virtual Memory Organisation Questions and Answers

1.

Which type of memory allows computer system to execute computer programs requiring more memory than physically available ?

Exam Year(s)

MH SET - 2024, SET Exam - 2024,

Answer: D

The memory is virtual memory.

Virtual memory gives each program an address space larger than physical memory. Pages are kept on disk and brought into main memory when referenced, with the page table mapping virtual to physical addresses, so a program can run even if it does not fit in RAM.

Auxiliary memory is the disk storage itself, associative memory is content-addressable memory used for lookups such as the TLB, and cache memory speeds up access but does not enlarge the address space.

Please log in or register to report this question.

2.

A CPU generates 32-bit virtual addresses. The page size in 4KB. The processor has a translation look-aside Buffer (TLB) which can hold a total of 128 pages table entries and is 4-way set associative. The maximum size of the TLB tag is :

Exam Year(s)

MH SET - 2025, SET Exam - 2025,

Answer: C

The maximum TLB tag size is 15 bits.

Work out the virtual page number, then the bits used to index the TLB sets:

\[ \begin{aligned} \text{offset} &= \log_{2} 4096 = 12 \text{ bits} \\ \text{page number} &= 32 - 12 = 20 \text{ bits} \\ \text{sets} &= 128 / 4 = 32 = 2^{5} \\ \text{tag} &= 20 - 5 = 15 \text{ bits} \end{aligned} \]

20 bits would be the tag of a fully associative TLB, where the whole page number is compared. 11 and 13 bits come from subtracting the wrong number of index bits.

Please log in or register to report this question.

3.

What is the purpose of the TLB (Translation Lookaside Buffer) in virtual memory systems ?

Exam Year(s)

Tripura Public Service Commission - 2026,

Answer: B

The TLB's purpose is to cache page table entries.

Translating a virtual address needs the page table, which lives in main memory. Reading it on every access would double the memory traffic. The TLB is a small, fast associative cache that holds recently used page-to-frame translations, so most translations take one quick lookup instead of a page table walk.

It does not store program data, which is the job of the data cache. It does not buffer I/O, and interrupt vectors are held in the interrupt vector table, not the TLB.

Please log in or register to report this question.

Loading…
Tags: Virtual Memory Organisation Questions and Answers || Virtual Memory Organisation MCQ Questions and Answers || Virtual Memory Organisation GK Questions and Answers || Virtual Memory Organisation GK MCQ Questions || Virtual Memory Organisation Multiple Choice Questions and Answers || Virtual Memory Organisation GK || GK on Virtual Memory Organisation || Computer Organization and Architecture Questions and Answers || Computer Organization and Architecture MCQ Questions and Answers || Computer Organization and Architecture GK Questions and Answers || GK on Computer Organization and Architecture