Machine-translated by Google. Questions are authored in English.
Top

CMOS Fabrication Process Questions and Answers

11.

Match List I with List II :

List IList II
(a) ion implantation(1) interconnect between devices
(b) etching(2) insulating dielectric layer
(c) oxidation(3) removal of unwanted material
(d) metallization(4) low temperature impurity insertion

Codes : (a) (b) (c) (d)

Exam Year(s)

MH SET - 2020, SET Exam - 2020,

Answer: B

The correct code is (4) (3) (2) (1).

  • (a) Ion implantation inserts dopant impurities at low temperature, unlike diffusion.
  • (b) Etching removes unwanted material.
  • (c) Oxidation grows the insulating dielectric layer of SiO2.
  • (d) Metallization forms the interconnects between devices.

Option A reverses every pair, and options C and D misplace etching, oxidation or ion implantation.

Please log in or register to report this question.

12.

Distribution of implanted impurity ions by Ion implantation method is :

Exam Year(s)

MH SET - 2021, SET Exam - 2021,

Answer: B

The implanted ions are distributed in a Gaussian profile.

Each ion loses energy through random collisions, so the depths at which they stop are spread around a mean, the projected range Rp, with a standard deviation called the straggle \(\Delta R_{p}\). To a first approximation the concentration is

\[ \begin{aligned} N(x) &= N_{p}\, e^{-(x - R_{p})^{2}/2\Delta R_{p}^{2}} \\ N_{p} &= \frac{Q}{\sqrt{2\pi}\,\Delta R_{p}} \end{aligned} \]

where Q is the implanted dose. It is not constant, because the peak is below the surface; not parabolic; and, although each stopping event is random, the resulting distribution is not described as random but as Gaussian.

Please log in or register to report this question.

13.

Which is the final step in wafer processing sequence ?

Exam Year(s)

MH SET - 2021, SET Exam - 2021,

Answer: C

The final step is metallization.

Wafer processing runs through oxidation, photolithography, etching, diffusion or ion implantation and deposition, repeated for each layer that builds the transistors. Only when the devices are complete is a metal layer, usually aluminium or copper, deposited and patterned to form the contacts and interconnections between them, followed by passivation.

Oxidation and photolithography come early and are repeated throughout, and chemical vapour deposition is used for intermediate layers, so none of them is the last step.

Please log in or register to report this question.

14.

With help of Scanning Electron Microscope (SEM) one can resolve objects as small as :

Exam Year(s)

MH SET - 2021, SET Exam - 2021,

Answer: D

The keyed resolution of an SEM is 1 nm.

A scanning electron microscope builds an image by scanning a finely focused electron beam over the sample. The short wavelength of the electrons and a probe only a few nanometres across let modern field-emission SEMs resolve features of about 1 nm, far below the limit of light microscopes.

10 mm is visible to the naked eye. About 1 micron (more exactly about 0.2 μm) is the limit of an optical microscope, which is what the SEM improves on, and 10 nm is the resolution of older thermionic instruments rather than the best an SEM can do.

Please log in or register to report this question.

15.

In the process of photolithography, an optical stepper is used for the exposure of the wafers. Write the correct order of various processes starting from the light source to the die on wafer in an optical stepper.

(1) Illumination diffuser
(2) Condenser lens
(3) Reficle
(4) Interferometer

Exam Year(s)

MH SET - 2023, SET Exam - 2023,

Answer: B

The order is (1), (2), (3), (4): illumination diffuser, condenser lens, reticle, interferometer.

In an optical stepper, light from the source first passes through the illumination diffuser, which spreads it uniformly. The condenser lens then collects the light and directs it evenly onto the reticle (printed 'Reficle' in the paper), the mask carrying the pattern of one or a few dies. Projection optics image the reticle onto the wafer, whose stage position is measured by a laser interferometer so that each die is exposed in exactly the right place.

The other options put the reticle before the condenser, or start with the interferometer, which belongs to the wafer stage at the end of the path, not at the light source.

Please log in or register to report this question.

16.

Wet oxidation is given by :

Exam Year(s)

MH SET - 2023, SET Exam - 2023,

Answer: C

Wet oxidation is Si + \(\mathrm{2H_2O}\).

In wet (steam) oxidation, silicon reacts with water vapour at about 900-1100 °C to form silicon dioxide and release hydrogen:

\[ \mathrm{Si + 2H_2O \rightarrow SiO_2 + 2H_2} \]

It grows oxide much faster than dry oxidation and is used for thick field oxides. Si + \(\mathrm{O_2}\) is dry oxidation, which grows a slower, denser oxide used for gate oxides. HF does not oxidise silicon; it etches silicon dioxide. Hydrogen does not form an oxide at all.

Please log in or register to report this question.

17.

After the photoresist pattern is formed, which of the process is followed :

Exam Year(s)

MH SET - 2023, SET Exam - 2023,

Answer: C

After the photoresist pattern is formed, the next process is etching.

In photolithography the resist is coated, exposed through a mask and developed, leaving a pattern of resist on the wafer. That pattern then serves as a mask: etching removes the exposed underlying layer, such as silicon dioxide or metal, while the resist protects the covered areas. The resist is stripped afterwards.

Oxidation is done before the resist is applied, to grow the layer that will be patterned. Masking is what the exposure step already did with the photomask. Bonding comes at the packaging stage, long after the wafer has been patterned.

Please log in or register to report this question.

18.

Match List I with List II and select the correct answer using the codes given below :

List IList II
(a) Chemical analysis(i) Probe station
(b) Structural characteristics(ii) SEM
(c) Topology(iii) XRD
(d) Electrical characteristics(iv) EDAX

Exam Year(s)

MH SET - 2023, SET Exam - 2023,

Answer: C

The correct matching is a-iv, b-iii, c-ii, d-i.

  • Chemical analysis: EDAX (energy-dispersive X-ray analysis) identifies elements from their characteristic X-rays (iv).
  • Structural characteristics: XRD (X-ray diffraction) reveals crystal structure and lattice spacing (iii).
  • Topology: SEM (scanning electron microscope) images surface topography (ii).
  • Electrical characteristics: a probe station makes electrical contact with devices on a wafer for I-V and C-V measurements (i).

The other codes swap XRD and SEM, or give chemical analysis to the probe station.

Please log in or register to report this question.

Answer: A

The key gives the option stating that negative photoresists do not have as high a resolution as positive photoresists.

A negative resist becomes insoluble where it is exposed. During development the unexposed regions dissolve, but the exposed, cross-linked regions absorb the developer and swell, which distorts fine lines. A positive resist does not swell this way, so it reproduces much smaller features. That higher resolution is why positive resists are preferred for modern VLSI, even though negative resists react to light more readily.

The option claiming positive resists have the lower resolution reverses the decisive fact. Negative resists are not less sensitive to light, and the lower sensitivity of positive resists is a drawback, not the reason they are used more.

Please log in or register to report this question.

20.

Which is used for the inter-connection ?

Exam Year(s)

MH SET - 2023, SET Exam - 2023,

Answer: C

Interconnections are made of aluminium.

In integrated circuits, aluminium has long been the standard metal for interconnections and contact pads: it has low resistivity, adheres well to silicon dioxide, forms good ohmic contacts with silicon and is easy to deposit and etch. Copper replaced it in the most advanced processes, but aluminium is the classic answer.

Boron is a p-type dopant, oxygen is used to grow silicon dioxide, and silicon is the substrate itself. None of them is an interconnection material.

Please log in or register to report this question.

Loading…

Other Subjects

Tags: CMOS Fabrication Process Questions and Answers || CMOS Fabrication Process MCQ Questions and Answers || CMOS Fabrication Process GK Questions and Answers || CMOS Fabrication Process GK MCQ Questions || CMOS Fabrication Process Multiple Choice Questions and Answers || CMOS Fabrication Process GK || GK on CMOS Fabrication Process || VLSI Design Questions and Answers || VLSI Design MCQ Questions and Answers || VLSI Design GK Questions and Answers || GK on VLSI Design